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1 Introduction
The New Technology Initiative of the Joint Information Systems Committee in the UK
defined High Performance Computing (HPC) in the following terms [1]:
“Computing resources which provide more than an order of magnitude more
computing power than is normally available on one's desktop.”
This is a useful definition of HPC – since it reflects the reality that HPC is a moving target:
what is state of the art supercomputing this year will be desktop computing in a few years'
time. Before we look towards the future for HPC, it is well worthwhile for us to spend a little
time surveying the incredible technological progress in computing over the past 50 years.
We will then quickly review some “Grand Challenge” scientific applications, followed by a
discussion of the Fortran programming language. Fortran is the paradigmatic scientific
programming language and in many respects the evolution of Fortran mirrors developments
in computer architecture. After a brief look at the ambitious plans of IBM and Lawrence
Livermore Laboratory in the USA to build a true “Grand Challenge” computer by 2004,
we conclude with a look at the rather different types of application which are likely to make
parallel computers a real commercial success.
2 The Past to the Present
Historians of computing often begin by paying tribute to Charles Babbage and his famous
Difference Engine – the first complete design for an automatic calculating device. The
“Grand Challenge” problem that Babbage was attacking was the calculation of
astronomical and nautical tables – a process that was extremely laborious and error-prone
for humans. The Difference Engine was probably the first computing project to receive
government money and set a bad precedent in that it was never completed. The project was
officially abandoned in 1842 after 19 years work and a government investment of £17,000
– then a very large sum of money. Despite this spectacular failure, Babbage remained
undaunted and conceived of another machine, the Analytical Engine which, in contrast to
the original Difference Engine, was intended to be a programmable general-purpose
machine capable of solving virtually any mathematical problem. It was Babbage who
introduced the terminology, still sometimes heard today, of a “mill” that performed the
calculations, and a “store”, for the columns of cogwheels representing numbers. This
nomenclature was taken from the textile industry where automation was proceeding apace.
The external program for the Analytical Engine, for example, was specified on punched
cards, in a similar fashion to the cards used by Joseph-Marie Jacquard to control an
automatic loom. It is also often said that Augusta Ada Byron, daughter of the famous poet
Lord Byron, was the first programmer. Ada, in whose honour the modern programming
language is named, wrote an influential article about the machine and how to program it. An
often quoted extract from her notes runs as follows:
“We may say most aptly that the Analytical Engine weaves algebraic patterns
just as the Jacquard-loom weaves flowers and leaves.”
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“branching” and this was one of the key features that raised the capabilities of Babbage's
machine beyond those of a mere calculator. The machine was never built but Babbage's
design nevertheless remains as a remarkable leap of human imagination.
Although there are several contenders for the title “inventor of the electronic computer” –
John Atanasoff who has the patent, Konrad Zuse who struggled to build machines in Hitler's
Germany, Alan Turing and the “Colossus” team at the Bletchley Park code-breaking
establishment during the war, to name but three – the first project to fully realize the goal of
numerical calculation performed at electronic speeds was the ENIAC computer built by
J.Presper Eckert and John Mauchly. The ENIAC was built for the US military towards the
end of the second world war to solve the artillery “Grand Challenge” problem of the time –
producing firing tables for the Ballistics Research Laboratory in Maryland. The machine
was finished in 1945 and contained almost 18,000 vacuum tubes, weighed 30 tons and
occupied a cubic volume the size of a small room: the machine was some 30 metres long,
one metre deep and over two metres high. Besides artillery tables, the ENIAC also achieved
immortality by making possible the complex calculations of Stansilaw Ulam which finally
demonstrated conclusively that Edward Teller's “Super” design for a hydrogen bomb was
unworkable. Unfortunately, this failure then stimulated Ulam and Teller to come up with
their famous mechanism for a workable H-bomb!
The ENIAC was capable of performing some 1000 arithmetic operations a sec – or a
kiloflop/s, where “flop” stands for floating point operation. Nowadays, the ENIAC would
be far slower than many personal computers! How has this great increase in computing
power come about? And how has the cost gone down from over $500,000 for the ENIAC
(at 1945 prices) to less than $1,000 at today's prices for the same or more computing
power? And one last question: how have computers got so small? Strangely enough, this was
the one feature that few, if any, science fiction writers foresaw – the super-powerful
computers of science fiction typically filled a good size room. The answer to all these
questions lies in the development of the transistor and the integrated circuit, together with
the amazing engineering progress in the miniaturization and automation of the process of
“chip” design and manufacture.
The revolution started in 1947, with the discovery of the point contact transistor by John
Bardeen, the only winner of two Nobel Physics prizes, and Walter Brattain. The two were
working at Bell Labs in a small group led by William Shockley, studying semiconductors as
part of a research programme on solid-state physics. The device operated like a triode valve
and consisted of an amplifying circuit made out a small piece of germanium containing two
pn junctions. The device was difficult to manufacture reliably and four years later, in 1951,
Shockley produced the junction transistor which was much more robust. Amongst the first
applications of this device was the transistor radio, first produced in 1953. The next key step
in technology development was probably first suggested in print by the Englishman
G.W.A.Dummer in 1952. His idea was not to package individual components such as
transistors, capacitors and resistors separately and then wire them together on a circuit board,
but to fashion them all out of the same chunk of semiconductor:
“With the advent of the transistor and the work in semiconductors generally, it
seems now possible to envisage electronic equipment in a solid block with no
connecting wires. The block may consist of layers of insulating, conducting,
rectifying and amplifying materials, the electrical functions being connected by
cutting out areas of the various layers.”
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produce the first working “Integrated Circuit” (IC) in the summer of 1958. Kilby's device
contained a junction transistor, two capacitors and eight resistors. This was the key step
towards the miniaturization of computers. As a demonstration of the startling potential that
this offered, TI built a tiny computer for the US Air Force that contained 587 ICs, occupied
about 6 cubic inches and weighed 10 ounces. This system had the same computing power as
a transistor based computer containing 8,500 components, occupying 1000 cubic inches
and weighing 480 ounces!
There were still problems. Kilby's ICs were difficult to make and mass produce. It was
Robert Noyce, a founder of Fairchild Semiconductor (and later of Intel), who combined two
key advances in technology to produce an IC that could be reliably mass produced. The two
key technologies, both patented in 1959, were first, the invention by the Swiss engineer, Jean
Hoerni, of the “planar” transistor, which was a sort of inversion, by diffusion, of the
protruding levels of the then standard “mesa” transistor, and second, an improved design
for pn junctions that was devised by the Czech physicist, Kurt Lehovec. Fairchild produced
their first logic ICs or “chips” using Noyce's approach in 1961 and at first they were very
expensive. However, the US government, through bulk purchases via defence contractors
and NASA, helped amortize the initial investments of the many semiconductor companies
now springing up everywhere – but especially in Silicon Valley near San Jose. By the mid
1960's prices had fallen to more easily affordable levels and ICs were ready for mass-market
applications.
The late 1960's saw further advances. In 1967, Fairchild produced the Micromosaic chip
which contained about 150 logic gates. What was novel about this was that this was the first
chip for which the growing complexity of the design process was assisted by Computer
Aided Design (CAD) tools. Finally in 1968, Fairchild introduced the first semiconductor
memory IC, a 256-bit random-access memory (RAM) chip: a 1,024 bit memory chip, or 1K
RAM, appeared some months later. With the advent of these semiconductor memory chips,
all the pieces were now in position to make complete computers out of ICs. From here on,
engineering advances have continued to increase the density of components on silicon year
on year till the present day. But there is still one further conceptual advance we need to
mention to bring us up to date – the invention of the microprocessor. Given the advances in
semiconductor engineering, it is probably fair to say that it is the microprocessor, more than
any other invention of the last 50 years, that is responsible for triggering the present
information revolution that we are now witnessing.
In 1968 Gordon Moore and Robert Noyce left Fairchild to set up Intel – an acronym
derived from INTegrated ELectronics. After their astonishing success at Fairchild, Moore
and Noyce did not even have to write a business plan to raise $2.5M in capital. In 1969, a
Japanese calculator manufacturer called Busicom asked Intel to develop a set of chips for a
new range of programmable calculators with different capabilities and options. Ted Hoff
was assigned the problem of designing a different set of logic chips for each proposed
calculator in the range. Instead, he came up with a better idea: why not design a general-
purpose logic chip that could be programmed to carry out any logical task? The world's
first microprocessor, the venerable Intel 4004, first appeared in 1970. As they say, the rest is
history – and more details of this fascinating subject may be found in the beautiful book by
Stan Augarten [2]. In 1970, the Intel 4004 contained about 2000 transistors: the Inmos
T9000 transputer produced in 1994 contains over 3 million transistors in about the same
area of silicon and is typical of the level of integration found in modern VLSI (Very Large
Scale Integration) chips. Moreover, there are no engineering obstacles to increasing the
density of transistors on a chip still further in the next ten years. Is there a limit to this
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represent a “1” is reduced from thousands to hundreds, it is clear that quantum effects will
then become important. This is the so-called “CMOS end-point” and what happens after
this point is reached is not so clear [3].
3 The Attack of the Killer Micros
Computer architecture evolved until, in the 1970's and early 80's, the ubiquitous
“mainframes” and “minis” held sway over corporate and research computing. The only
challenge to their continued dominance that was on the horizon seemed be at the very high
performance end where Seymour Cray had introduced his first “vector” supercomputer in
1976. The innards of all these machines were at a much lower level of integration – in terms
of logic chips and so on – than state of the art VLSI could deliver, but were carefully tuned
for high performance. At the other end of the scale, a “toy” computer for hobbyists, the
Altair, had been introduced in 1975 but this was not perceived as a serious threat to the
dominance of IBM and the mainframe. IBM introduced their version of the PC – personal
computer – in 1981, based on Intel microprocessors and running Microsoft's DOS
operating system. The IBM PC was taken more seriously by corporate America because of
the existence of the “killer” business application – the spreadsheet invented by Dan
Bricklin and first marketed as VisiCalc in 1979. But despite the runaway success of the PC
market, personal computers were just that – they were not intended for mainstream scientific
and engineering computing. So how could PCs pose a threat to mainframes and
supercomputers?
The answer is two-fold – very high-performance “RISC” microprocessors and “parallel
processing”. RISC stands for Reduced Instruction Set Computer and although the name
RISC was first coined by Patterson and co-workers in Berkeley, the concept had been
around since the late 1970's in the little publicized IBM 801 project. This project was led by
Turing-award-winner, John Cocke at the IBM Research Laboratory in Yorktown Heights.
The basic idea of RISC is to identify a small set of the most frequently used instructions and
then implement these very efficiently in as few clock cycles per instruction as possible. To
this end, RISC architectures provided improved processor-to-memory bandwidth by
introducing separate data and instruction caches and laid great emphasis on the role of the
compiler. The use of sophisticated mathematical analysis to solve the problem of register
allocation and of advanced compiler optimisation techniques were essential for RISC
processors to achieve high performance. Parallelism at the chip level is a feature of modern
RISC architectures – loading an instruction every clock cycle and “pipelining” them
through the basic execution steps. So-called “pipelined superscalar” processors complicate
this picture still further by issuing multiple instructions per clock cycle and rely crucially on
the compiler to schedule and execute the instructions in the correct order on the multiple
functional units of the processor. These RISC techniques, together with the ongoing
advances in CMOS silicon technology, are the reason we now have cheap microprocessor-
based workstations which can outperform mainframes by more than an order of magnitude.
The second factor in this attack on the mainframes and vector supercomputers is “parallel
processing”. In the early 1980's, Geoffrey Fox and Chuck Seitz at Caltech put together a
parallel computer called the “Cosmic Cube”. Roughly speaking, the Cube was a collection
of IBM PC boards connected together by a “hypercube” network of wires. A three-
dimensional version of the Cosmic Cube would just have 8 processing nodes at the 8 vertices
of a cube, with each node connected to three other nodes by wires forming the edges of the
cube. You can now see how this can be generalized: a four-dimensional hypercube contains
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corresponding node of the other sub-cube. There are now four wires emanating from each
node and a total of 16 nodes in all. This network clearly generalizes to higher dimensions
but for very high dimensional hypercubes, the large number of wires emanating from each
node causes some engineering problems. In modern parallel machines other types of
network are generally preferred although the main principles of operation of these
machines have changed little from those of the Cosmic Cube. The importance of the Cosmic
Cube experience was that Fox and Seitz demonstrated for the first time that it was both
feasible and realistic to use such “Distributed Memory” (DM) parallel computers to attack
challenging scientific problems [4].
Programming a DM parallel machine requires a change of mind-set: most of us are happier
with the idea of “Shared Memory” (SM) parallel processors in which each of the
processors share the same common memory and every processor has access to all of the
data. In a DM machine by contrast, each processor has its own private memory – each node
comprises a processor-memory pair and is in essence an independent computer. If, in the
course of a parallel program, one processor needs some data that is stored on another node,
the programmer must explicitly arrange for the data to be sent to the correct node. This is
the so-called “message-passing” style of programming and it clearly requires the
programmer to be aware of where and how the problem data structures have been
distributed across the different node memories. Nevertheless, such parallel programs can be
efficient and effective and this style of programming is well-suited to many types of
scientific problems. Awareness of data placement can also be an advantage: there are
examples of message-passing programs running on SM systems outperforming a SM style
program for the same problem.
The general techniques of parallel programming are easy to explain using the analogy of
“Fox's Wall”. Imagine a long wall consisting of many rows composed of individual bricks.
Suppose the wall could be built by one bricklayer in a certain time, T hours, say. How could
we speed up the building of the wall using a team of N bricklayers? One way would be to
assign each bricklayer a specific row. The first bricklayer starts on the bottom row, then the
second on the next, and so on. Clearly some of the bricklayers have to wait as the wall gets
started and also at the end of the wall so the time taken will not just be T/N – always
assuming that the number of rows in the wall is an exact multiple of the number of
bricklayers. This decomposition of the problem is analagous to “pipelining” and the
overhead or inefficiency comes from filling and emptying the “pipe”. If the wall is a long
one, this method can be very efficient. This is exactly the reason why pipelined “vector”
supercomputers require a reasonable length of vector to achieve high speeds. A second way
to divide up the work of building the wall would be to assign different areas of the wall to
each bricklayer. Now all the bricklayers can start at once but again we do not expect to see
an ideal “speed-up” of N and a time of T/N. In this method the overhead is caused by the
need for the bricklayers to communicate and synchronize their work at the boundaries of
their different pieces of the wall. In parallel computing the analogue of this technique is
called “domain decomposition”, “geometric parallelism” or “data parallelism”. In many
scientific problems, essentially the same program acts on different pieces of the data
structure – hence the terminology “SPMD” computing where SPMD stands for Single
Program Multiple Data. The last paradigm we consider is a method in which we just have a
single central resource for the bricks and cement and the bricklayers work more or less
independently, putting bricks in the wall wherever there is a space. This is analagous to
“task farming” in parallel computing in which a central controller allocates independent
chunks of work to each processor and allocates new chunks as the individual tasks are
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processors, this can be a very efficient and easy sort of parallelism to apply. This farming
paradigm is sometimes denigrated as being “embarassingly obvious parallelism”. Obvious
it may be but it has widespread applicability for problems ranging from graphics
applications, through Monte Carlo simulation, to event reconstruction.
In the 1980's and into the 90's, many companies were set up to market DM and SM parallel
computers for high performance scientific computing. These companies and their machines
appeared and disappeared with disappointing regularity – FPS, Denelcor, BBN, Alliant, KSR
and SUPRENUM, to name just a few of the many. However, by the early 1990's the big
players had entered the game with IBM, Cray and Silicon Graphics all having parallel
offerings and making life hard for early players like Intel, Thinking Machines and Meiko.
The DM parallel systems offered by Cray (T3D) and IBM (SP2) used commodity RISC
microprocessors and high-speed proprietary networks: Silicon Graphics offered the SM
PowerChallenge based on its MIPS RISC technology. In the early days there was much
irresponsible hype about the peak performance of the early parallel machines – just
multiplying peak processor performance by the number of nodes only gives a performance
which you can be sure no real application will ever exceed. However, by the mid-1990's
these parallel machines had achieved a real landmark: they could outperform even the most
powerful SM vector supercomputer systems on the ParkBench benchmarks [5]. These
benchmarks consist of kernels and “compact” applications that are reasonably
representative of many real scientific codes. The title of this section is attributable to Eugene
Brooks, one of the original Cosmic Cube team and now at Los Alamos National Laboratory
in the US. It is now clear to all that RISC microprocessors and some form of parallelism
offer the best route forward for the highest performance computers.
4 A Brief History of Fortran
Although Fortran is not a programming language beloved of computer scientists, it is still
the language of choice for most scientists and engineers, although C and C++ are now
increasing in importance. There are probably billions of lines of mature Fortran programs –
usually dismissed as “dusty decks” – still running in industry and academia today. For this
reason alone, Fortran deserves an honourable place in the history of computing. The
FORTRAN, or FORmula TRANslation project began at IBM in 1953 under the direction of
John Backus. As he later recalled:
“We did not regard language design as a difficult problem, merely a simple
prelude to the real problem: designing a compiler that could produce efficient
programs. Of course one of our goals was to design a language which would
make it possible for engineers and scientists to write programs for the [IBM] 704.
We also wanted to eliminate a lot of the book-keeping and detailed repetitive
planning which hand coding [in assembly language] involved.”
The task of writing this first compiler turned out to be much harder than Backus had
imagined. The project took over three years to complete and the first Fortran compiler was
released in 1957. It is interesting that many of the key compiler optimisation techniques still
in use today were developed by Fran Allen and John Cocke in those very early days. At the
time, there were many sceptics who thought that writing programs in a “high level
language” like Fortran, with the inevitable inefficiencies introduced by the compiler, would
never be able to compete with the speeds achievable through direct assembly language
programming. In fact, Fortran made computers accessible to non-computer specialists and
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only ran on the 704, the compiler was soon adapted for other machines and Fortran became
the first portable scientific programming language.
By the 1970's the Fortran language had evolved to Fortran 77 and ran on mainframes and
minicomputers such as the DEC VAX that had become so popular in universities. The
further evolution of the language to the Fortran 90 standard in the 1990's was accompanied
by the inexorable rise in power of the microprocessor and the emergence of RISC. However,
a major influence on the Fortran 90 standard was experience with so-called data parallel
applications on SIMD parallel systems. The acronym SIMD stands for Single Instruction
Multiple Datastream and this variety of parallel computer has an array of processors
“slaved” to a central controller which issues the same instruction to all processors at the
same clock step. These machines have a venerable history starting with the ILIAC IV and its
first commercial descendant the ICL DAP at the beginning of the 1980's. More modern
versions include the Connection Machine (CM-1 and CM-2) from Thinking Machines,
Masspar machines and the IBM GF-11, a research project at Yorktown Heights. These SIMD
machines offered the user a high level variant of Fortran which included array operations
acting on distributed data. These array constructs were easy to use and enabled users to
exploit the parallelism of their application easily and efficiently. Similar array operations
are now incorporated in the Fortran 90 standard. Although SIMD machines are still
available, they tend now only to be used for specialised applications such as image
processing and the inherently more flexible Multiple Instruction Multiple Datastream
(MIMD) systems, typified by architectures like the Cosmic Cube, have won the day for more
general scientific computing.
In parallel with this evolutionary path to Fortran 90, there were several other strands
emerging. The rise in importance of vector supercomputing started with success of the
Cray-1, first introduced in 1976. This led to the introduction of vector operations and the
development of “vector” version of the language, such as Cray Fortran. With the
emergence of vector supercomputers with multiple vector pipes linked to a shared memory,
various variants of a SM Vector Fortran language emerged, running on machines such as
the Cray-2, Cray-XMP, Cray-YMP and Cray-C90, as well as offerings from IBM and
Japanese vendors. The Parallel Computing Forum was set up to try to agree on a standard
for SM Vector Fortran extensions to Fortran. Unfortunately this standardisation project has
never come to fruition.
In the meantime, the Cosmic Cube and DM message-passing parallel computing had arrived
on the scene in the early 1980's. Parallel programs were being written in Fortran 77 plus
some message-passing calls for sending and receiving messages. Caltech developed a system
known as the Crystalline Operating System (CROS) which was not really an operating
system but more a set of message-passing library routines. This system was later
commercialized as “Express” and packaged together with a set of performance monitoring
and debugging tools by a Caltech spin-off company called Parasoft. Meanwhile, Intel had
developed the NX2 message-passing system for their iPSC parallel systems and nCUBE had
its Parallel Software Environment (PSE) with similar, but not identical, functionality to NX2.
There were a plethora of systems all with roughly the same functionality, but with different
syntax and semantics. In an attempt to provide portability for message-passing programs,
the public domain PARMACS message-passing macros, originally developed by Rusty Lusk
at Argonne National Laboratory in the US, were further developed in the European Union
(EU) Genesis project by Rolf Hempel at the GMD in Germany. As a result, the PARMACS
system was brought to product quality and marketed by a small German spin-off company
called Pallas, that had its origins in the SUPRENUM parallel computing project. In the US at
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this was being vigorously promoted as a public domain tool by Oak Ridge National
Laboratory. A joint US-Europe initiative for a standard Message-Passing Interface (MPI)
has finally brought some order to this morass of mildly conflicting systems. On present-day
DM parallel systems such as the IBM SP2 or Cray T3D, message-passing programs written
in Fortran 77 or Fortran 90 with MPI look set to become the norm. MPI programs also run
well on SGI's SM PowerChallenge.
Many people regard message-passing programming as being at too low a level to appeal to
a mass market. For this reason, in parallel with the MPI development, there has been an
effort to standardize a data-parallel version of Fortran suitable for SPMD programs on DM
parallel machines. High Performance Fortran (HPF) has now emerged from this process.
HPF is based on the Fortran 90 array operations together with a number of explicit data
distribution directives which inform the HPF compiler how the data is distributed across the
parallel system. The first HPF compilation systems are now appearing – most systems
compile down to Fortran plus MPI calls. At present, HPF is not very suitable for irregular or
sparse problems and a revision of the language, HPF2, is currently under consideration. It is
probably fair to say that HPF has been slow to take off and some doubt that it ever will.
However, as we struggle with early versions of HPF compilation systems, we should
remember the experiences of a programmer involved with the first Fortran compiler:
“Like most of the early hardware and software systems, FORTRAN was late in
delivery, and didn't really work when it was delivered. At first people thought it
would never be done. Then when it was in field test, with many bugs, and with
some of the most important parts unfinished, many thought it would never work. It
gradually got to the point where a program in FORTRAN had a reasonable
expectancy of compiling all the way through and maybe even of running.”
There are still major challenges for Fortran in this arena. For small numbers of nodes, say
up to 16 or so, users prefer to use the SM programming paradigm and a version of SM
Fortran. Beyond 16 nodes, message-passing holds sway. Message-passing programs will
generally run well on SM systems since great attention has typically been paid to data
locality. Unfortunately the converse is not true and the challenge for a future Fortran
language is how to embrace the needs of both parties. One needs to be able to write
programs that can run unchanged on one processor, on a SM system and on a DM system.
This is a difficult task but a necessary one if parallel computing is ever to mature into a
major market sector.
5 Scientific Grand Challenge Applications
What are the types of problems that need the very highest computing power – the so-called
Grand Challenge problems? One major area is that of Computational Fluid Dynamics
(CFD). Although it is possible to perform realistic CFD calculations for a jumbo jet in
steady flight, the complexities and turbulence in situations like take-off and landing are still
subject to very crude approximations. CFD calculations are the basis for enormous numbers
of different applications – supersonic flows, mixing of moving fluids, combustion problems
and so on. Ever increasing demand for more detailed and accurate information is increasing
the complexity of the problems that need to be tackled and parallel computing offers the
only hope of a cost-effective solution for such compute-intensive problems.
Many other types of engineering problems, often based on the Finite Element Method
(FEM), also require major computing resources. A commercially important example is that
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real savings and also provide detailed information unobtainable from actual crash
experiments. Nowadays, “Side Impact Panels” and suchlike are used as selling points for
new cars and with increasing customer sophistication, more and more detailed simulations
are necessary. Competitive car crash modelling packages now need to incorporate
simulation of driver and passenger air-bags, together with realistic models of the passengers
(including children), in both front and back of the car. Experiments with live chimpanzees
are no longer socially acceptable. Under the EU Europort initiative, many commercially
important codes, including the car crash simulation code PAM-CRASH and parts of the
NASTRAN Finite Element package, have now been parallelized and it will be interesting to
see if these parallel versions meet with commercial success. Certainly the parallel version of
PAM-CRASH is already being used by several major car manufacturers.
One of the Grand Challenge problems, par excellence, is that of climate modelling. Already
computer models for weather-forecasting occupy the most powerful parallel computers. At
the European Centre for Medium-range Weather Forecasting (ECMWF) in Reading in the
UK, they have replaced their Cray C-90 system by a Fujitsu VP700 parallel vector
supercomputer that will eventually be capable of sustaining a good fraction of a Teraflop/s –
1,000,000,000,000 floating point operations per second – in the next year or so. Although
their primary modelling code, “IFS”, is both parallelized and vectorized, ECMWF will also
be using the VP system to perform “ensemble modelling” – in which several simulations
are run simultaneously with similar but slightly different starting parameters. Similarly, the
Natural Environmental Research Council (NERC) in the UK is sponsoring development of
the OCCAM global ocean model to run on the 512 node Cray T3D system in Edinburgh.
Finer resolution is needed for ocean models to identify accurately important features like
the Gulf Stream in the North Atlantic and memory requirements alone dictate the use of
massively parallel DM machines. Climate modelling is even more demanding than either of
these two applications in that it requires an accurate coupled atmosphere-ocean model and
requires simulated runs of many decades and centuries. Such simulations will be essential if
we are ever to understand possible effects arising from global warming.
Other examples of Grand Challenge problems abound in both physics and chemistry [6].
Simulations of colliding galaxies over millions of years cannot be investigated in any other
way than numerically. Particle physicists investigating the gauge theories that bind the
quarks and gluons in the protons and neutrons that make up the world around us can use
seemingly unlimited amounts of computer time. Even more down to earth examples such as
simulations of high temperature superconductors by solid state physicists or drug design by
chemists need the power of parallel computing to achieve the necessary realism.
Selling only Grand Challenge machines will not sustain a business. At a slightly less rarified
level, companies and researchers requiring more rapid turn-around time for all sorts of
simulation and modelling problems will turn, not to the massively parallel computers with
hundreds of nodes, but to more affordable parallel systems typically with only tens of
nodes. Time to market of new and ever more sophisticated products will be critical for
business survival and it is here that “modestly parallel” systems are likely to play an
important role. Similarly, organisations such as CERN with very complex systems to
simulate and massive amounts of data to process have enormous computing requirements.
However, these demands are more likely to be met by multiple farms of processors rather
than one massively parallel Grand Challenge system. The grand challenge for Computer
Science is to deliver software systems that make such parallel systems easy and transparent
to use.
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6 The ASCI Blue Teraflop Machine
 Now that testing nuclear weapons is no longer permitted, it turns out that the US National
Laboratories now have even greater computing requirements. The “Stockpile Stewardship”
programme will model the storage and maintenance problems of nuclear weapons to ensure
that they do not just decay away and corrode but would function if required in a new world
crisis. Under the Accelerated Strategic Computing Initiative (ASCI), the US Department of
Energy has approved a multimillion dollar joint development programme involving both
IBM and Lawrence Livermore National Laboratory. The ambitious goal of this project is to
deliver a “Teraflop computer based on scalable clusters” by 1998.
A 512 node prototype of the system, code-named “ASCI Red”, will be constructed using
the presently available components – the IBM Power2 nodes and SP2 switch interconnect.
Each node will have a peak performance of 500 Mflop/s and the machine will be a pure DM
system like the present generation of SP machines. The ASCI Blue machine will use the next
generation of switch interconnect and introduce 8-way SM multiple processor nodes. This
will enhance the maximum total node performance up to something like 8 Gflop/s and
result in a machine capable of delivering sustained Teraflop computing on applications by
1999. Typically one can expect a 512 node system capable of 3 Teraflop/s peak
performance and with 1.5 Terabytes of memory. The ASCI silver machine is projected to be
delivered by the year 2004 and will have enhanced SM nodes, with processors capable of
delivering 1.6 Gflop/s and capable of up to 32-way SM parallelism, giving a total node
performance of around 50 Gflop/s. The machine will contain 30 Terabytes of memory and
its performance goal is 100 Teraflop/s.
It should be stressed that these projections do not depend on the development of some as
yet unknown piece of technology. They are based only on rather conservative
extrapolations of current technologies and there is no reason of principle why these
performance targets should not be met. Clearly, with such impressive performance at the
very highest end, we can expect performance benefits to trickle down to modestly parallel
systems and to the desktop. It is interesting that the emerging parallel architecture is a
hybrid with a very complex memory hierarchy. Even with today's RISC-based nodes,
attention to the memory hierarchy with its multi-level caches is all important for
performance. What we see here is another complete level being inserted into the hierarchy:
distributed systems with shared memory nodes. Clearly the software challenge posed by
such machines is considerable.
7 The Future of HPC
Although we have concentrated on scientific applications of parallel computers it is likely
that the commercial success of such systems will be in completely different application areas
which can offer a true mass market. As an example, while all the early scientific parallel
computing companies were boasting about their sales figures, the best-selling parallel
machine was far and away the Teradata parallel database system. The area of transaction
processing and parallel databases is one of paramount importance for vast sections of
industry and commerce. Typical applications in finance include banking, stock trading and
cash machines; in retail they include order entry, point of sale billing and stock control; in
manufacturing they include job and inventory planning and scheduling; and in travel,
reservations and billing. Computer systems for such applications must be on-line
continuously, be highly reliable and be able to maintain the integrity of business-critical
databases. It is in these areas that the mainframe has traditionally excelled but now there are
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business pressures for more powerful systems to handle the rapidly growing volume of data
and increasing transaction rates, as well as commercially important new applications that are
emerging. These new applications, for example, include more complex queries or
“advanced business transactions”, “data mining”, On-Line Anaytic Processing (OLAP)
and better information management. Parallel systems have much to offer in these areas in
terms of both user access and turnaround time as well as scalable parallel databases for
storing the data. However, parallel systems still have a long way to go to improve both the
reliability and robustness of their hardware and software up to mainframe standards.
Another emerging application area related to information management is that of multimedia
databases and digital archives. Parallel processing will be routinely used for the storage and
retrieval of all sorts of multimedia data and future parallel systems will use increasingly
sophisticated software to access the data that will be held in such systems. Active research
areas at Southampton and elsewhere include content-based retrieval of images and video,
and intelligent agents and dynamic linking of multimedia documents. Future Web servers
are likely to be parallel systems: a system of geographically distributed IBM SP2 systems
was used for the 1996 Olympic Web server. After a few early teething troubles, the system
proved enormously impressive in delivering an automatic, up to date results service and
providing a database platform for its real-time, interactive Commentator Information
System.
The conclusion of this paper is that HPC is alive and well – although more broadly-based
than many people had originally anticipated! Grand Challenge scientific applications will
continue to drive the pace of change for the development of new systems and the exciting
ASCI project with IBM and Lawrence Livermore National Laboratory should ensure that
new frontiers are being explored. Despite the headline appeal of Teraflop systems, the HPC
industry will survive and prosper only if it can find mass markets for more modestly parallel
systems. Although the scientific and engineering market for such medium size machines is
likely to be substantial, the real growth area for parallel systems is in information
processing. The future will certainly be interesting and the challenges for the parallel
software industry are significant – but potentially offer great rewards for those companies
who can get it right.
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